Abstract-In this work, wafer level TLP testing is applied to amorphous indium-gallium-zinc-oxide (a-IGZO) thin-film transistors (TFTs) to study the factors of their electrostatic discharge (ESD) robustness. Two kinds of TFTs with N O and O treatments are subject to the ESD test. It is found that the contact resistance of the TFTs, instead of the channel quality, dominates the ESD power for them to be damaged.
I. INTRODUCTION
A MORPHOUS Indium-Gallium-Zinc Oxide (a-IGZO) thin-film transistors (TFTs) have attracted more attention as one of promising candidates for next generation active matrix flat-panel displays driving element owing to their high mobility, excellent uniformity, and good applicability for low-temperature process [1] - [5] . Since the TFTs are fabricated on the glass substrates in the most applications, the electrostatic discharge (ESD) [6] is an important issue for the fabrication and reliability [7] . TFT LCDs are built from a multi-layer structure on a glass substrate to the whole product module. Most of the processes in the production combine movement, separation and friction. The different ESD types could happen in the production process. For example, some process of the friction may cause the mechanical mode (MM) ESD. The assembly process of glass and driving board may cause the chip-level charge device model (CDM) ESD [8] , [9] . Besides, any movement with the human contact may cause the human body mode (HBM) ESD [10] .
The transmission line pulsing (TLP) system is commonly used for CMOS device level ESD robustness testing in Integrated Circuits (ICs) is applied in this paper to simulate HBM ESD event [11] . There are a few papers using TLP to study the ESD issues of amorphous and polycrystalline silicon TFTs [12] - [20] . However, there is yet no related report regarding the effect of ESD on a-IGZO TFTs. In this work, the ESD robustness of a-IGZO TFTs in the connection of the diode-connected type with different W/L fabricated on glass substrate is evaluated by the TLP measured secondary breakdown current (It2) and the breakdown voltage corresponding to it [21] , [22] . Moreover, the ESD effects on the different a-IGZO TFTs with O and N O treatment are discussed.
II. DEVICE FABRICATION
The experimental work was based on the bottom-gate TFT devices of co-planar structure with symmetrical Source/Drain (S/D) fabricated on the glass substrate. Shaped Ti/Al/Ti (50/200/50 nm) gate electrodes were capped with 400-nm-thick SiNx gate dielectric, which was deposited by plasma the formation of IGZO thin film to obtain the different electrical characteristics for the later discussions in comparison. Both treatments were conducted at the same chamber where to form the passivation without breaking the vacuum.
After that, the devices are capped with 100 nm thick SiOx at 200 C as protection layer to avoid the disturbance of outside surrounding. Then the via holes and ITO were patterned and shaped for device measurement. The final annealing step was conducted at 330 C for 2 hours in the oven. The electrical characteristics are measured by Agilent 4156-C system at 25 C in dark under 1 atmosphere pressure. The threshold voltage is defined by the gate voltage when the size-normalized drain current reaches 10 A. The subthreshold swing (S.S) and effective field mobility are extracted at drain voltage V. For the electrical stability, the two kinds of device with different treatment were stressed with positive bias stress (PBS) of 30 V and negative bias stress (NBS) of 30 V separately. Fig. 2(a) and (b) shows thecurves of the devices with different treatments before and after stress 1500 s. The trends of shifting value versus time for the two kinds of devices under PBS and NBS are shown in Fig. 3 . It is shown that devices with N O treatment have better electrical stability than devices with O treatment during the DC stress. The stress result is quite consist with previous report that devices with N O treatment have better electrical stability [24] - [26] owing to the effect of repairing of device back channel defect [27] , [28] .
III. DEVICE CHARACTERISTICS

IV. ESD TESTING AND RESULTS
The configuration of TLP system is shown in Fig. 4 [11] . In this work, the diode-connected IGZO TFTs of different width/ length (W/L) with grounded source node are subject to the ESD test as the DUTs. The TLP energy is injected from the gate/drain node to the source node, which means that the diode-connected IGZO TFT is under forward TLP stress. The failure criterion is defined when the permanent damage is observed to cause open characteristic on the TFT or the abnormal turn on resistance is observed on the TLP-measured -curve. At this moment, the device is expected to be permanently damaged. Fig. 5(a) shows the TLP system measurement results of the DUTs. One pair of It2 and is indicated for the better illustration. One of the -curves for the damaged TFT is shown in Fig. 5(b) and compared to its initial characteristic to convince the failure of the device. Fig. 6 (a) and (b) shows the dependence of the TLP-measured It2 and of several diode-connected devices, correspondingly. It is found that with increasing W, the value of It2 gets higher while the becomes lower. On the other hand, with increasing L, the value of It2 becomes lower while the becomes higher, as shown in Fig. 7(a) and (b) , respectively. It is further observed that the It2 of O -treated devices are always higher than the N O-treated devices. Fig. 8 plots the multiplication of It2 and , which reflects the breakdown power of ESD for the devices with different W/L. Obviously, the devices with O treatment can sustain higher ESD power than those with N O treatment. It hints that there might be a common mechanism resulting in the difference of the treatment effect on the devices in both ESD robustness and performance.
V. ANALYSIS
The optical microscopic (OM) observation and scanning electron microscopic (SEM) graphs of the device damaged by ESD testing are shown in Fig. 9 . It is observed that the apparent damage happens not only in the channel but also the contact region, which seems even more damaged. Fig. 10 illustrates the layout of the TFT testkey and the X marks which denote that the possible weak spots randomly distributed along the width. In the way of layout, the contact area scales with W. If these spots burned out at the very same moment, the ESD power should increase with W for the more breakdown area. However, as shown in Fig. 8 , the ESD power is independent of W. It depicts that it is the first breakdown of the weakest spot dominates the ESD power where and It2 happen. After that, the measured TLP current corresponding to the larger TLP voltage pulse is no more significant since the device has already been damaged. On the other hand, the contact design for the device with different L is identical. It leads us to think that the ESD power may be more related to the contact region than the channel region, which is consistent with the OM and SEM. Thus, we further analyze the devices with different treatments in the aspect of the contact resistances.
The parasitic contact resistances [29] - [31] are extracted by the measurement of curves at V with dif- ferent channel length [32] - [34] , where the ON resistance of TFT is represented as (1)
where is the channel resistance per unit channel length, and denote the source and drain resistance, respectively. With the field-effect mobility , the gate insulator unit capacitor , and the threshold voltage , can be represented as (2) (2) By substituting (2) into (1), the contact resistances of TFTs with different treatment can be extracted, as shown in Fig. 11 . The extraction results of the contact resistance for the TFTs with O and N O treatment are 0.588 K and 6.88 K , respectively. The devices with N O treatment have much higher contact resistance than those with O treatment.
It implies that the contact resistance plays a role in the ESD robustness. The Emission Microscope (EMMI/InGaAs) observation of the devices under the gate bias of 40 V and drain bias of 20 V is further conducted to check the heat distribution. Fig. 12 shows the heat distribution of devices with O and N O treatments on the left and right, respectively. It is found that the hottest area of the N O treated device is around the contact area, while that in the O treated device is around the channel.
Such difference depicts that the current dissipates around contact area may be larger than the devices with lower contact resistance under the same applied G/D voltages. Even with better performance and stability, the device having higher contact resistance can be less robust to ESD. Since the only differences between the two kinds of devices are the channel and contact resistances, we come to a conclusion that the contact resistance is the dominate factor that affects the ESD robustness.
VI. CONCLUSION
In this work, the ESD robustness of the diode-connected IGZO TFT is studied by the wafer level TLP testing. The experiment result shows that the ESD protection ability of the co-planar type diode-connected device varies with different W/L, while the multiplication of breakdown voltage and the It2 is constant. This multiplication value is corresponding to the ESD power and mainly affected by the contact resistance, instead of the active area quality. Even with the worse device performance, the devices having the lower contact resistance may sustain higher applied ESD testing voltage.
